

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	3690	(fabricat\$6 or making or make\$3 or forming) adj6 ((image\$3 or imaging) adj3 (sensor\$2 or sensing))	USPAT; EPO; JPO; DERWENT	OR	ON	2005/06/09 14:40
L2	49	((fabricat\$6 or making or make\$3 or forming) adj6 ((image\$3 or imaging) adj3 (sensor\$2 or sensing))) near25 (isolat\$6 or trench\$6 or groove\$3)	USPAT; EPO; JPO; DERWENT	OR	ON	2005/06/09 14:42
L3	437	(image or imaging) and (depletion) and (buffer\$6) and (transistor\$2) and (etch\$6) and (region\$2)	USPAT; EPO; JPO; DERWENT	OR	ON	2005/06/09 15:26
L4	270	((nitrid\$3) near4 (layer\$2 or pad\$2)) and ((deplet\$6 adj3 mode) near3 (transistor\$2))	USPAT; EPO; JPO; DERWENT	OR	ON	2005/06/09 14:47
L5	11	3 and 4	USPAT; EPO; JPO; DERWENT	OR	ON	2005/06/09 14:52
L6	1	2 and 5	USPAT; EPO; JPO; DERWENT	OR	ON	2005/06/09 14:48
L7	1	2 and 3	USPAT; EPO; JPO; DERWENT	OR	ON	2005/06/09 14:55
L8	1533	((isolat\$6) near3 (layer\$2 or substrat\$3)) near6 (trench46 or groove\$2)	USPAT; EPO; JPO; DERWENT	OR	ON	2005/06/09 14:56
L9	0	2 and 8	USPAT; EPO; JPO; DERWENT	OR	ON	2005/06/09 14:56
L10	3	4 and 8	USPAT; EPO; JPO; DERWENT	OR	ON	2005/06/09 15:01
L11	1	"4101788".PN.	USPAT; USOCR	OR	ON	2005/06/09 14:59
L12	1	"4028556".PN.	USPAT; USOCR	OR	ON	2005/06/09 15:00
L13	342	(method\$3) adj4 ((making or fabricat\$6) near4 ((image\$3 or imaging) adj3 (sensor or sensing)))	USPAT; EPO; JPO; DERWENT	OR	ON	2005/06/09 15:04
L14	2	4 and 13	USPAT; EPO; JPO; DERWENT	OR	ON	2005/06/09 15:05

- L2: (49) (fabricat36 or making or make\$2 or forming) and
- L3: (437) (image or imaging) and (depletion) and (buffer)
- L4: (270) ((nitrid\$3) near4 (layer\$2 or pad\$2)) and ((dep
- L5: (1) 2 and 5
- L6: (1) 3 and 4
- L7: (1) 2 and 3
- L8: (1533) ((isola\$6) near3 (layer\$2 or substrat\$3)) near
- L9: (C) 2 and 8
- L10: (C) 4 and 8
- L11: (1) "4101788" PN.
- L12: (1) "4028556" PN.
- L13: (342) (method\$3) adj4 ((making or fabricat36) near
- L15: (C) 8 and 13
- L14: (2) 4 and 13
- L16: (1) "4484210" PN.
- L17: (1) "4527132" PN.
- L18: (1) "4984047" PN
- L19: (1) "5051797" PN

Journal of Business and **353**

288 *CLASSICAL INSTRUMENTS*

二八三

၁၁၁

Song 4

Document ID		Issue Date	Pages	Title	Current OR	Current XRef	Retrieval Class	Inventor
1	US 6222210 B1	20010424	52	Complementary heterostructure integrated single metal transistor	257/194	257/E21.697; 257/E27.012;		Cemy; Charles L. A.
2	US 6190118 B1	20010303	53	Complementary heterostructure integrated single metal transistor	257/194	257/192; 257/195;		Cemy; Charles L. A.
3	US 6184058 B1	20010208	18	CMOS image sensor with equivalent potential diode and method for	438/57	257/233; 257/202;		Yang; Woodward et al.
4	US 6180969 B1	20010130	17	CMOS Image sensor with equivalent potential diode	257/291	257/292; 257/E27.122;		Yang; Woodward et al.
5	US 5886357 A	19971111	8	Zero-crossing triac and method	327/451	327/452; 327/455		Herringer; David M.
6	US 5015594 A	19910514	15	Process of making BiCMOS devices having closely spaced device regions	436/297	148/DIG.9; 257/370;		Chu; Shao-Pu S. et al.
	US 4206932 A	19890228	23	Flat-panel display and a process for its manufacture	345/590	345/212; 345/149		Benjamin; John D. et al.
8	US 4627257 A	19860702	13	Common memory gate non-volatile transistor memory	365/184	257/324; 257/E29.309;		Oricch; James R.
9	US 4472791 A	19840913	30	CMOS Unipolar nonvolatile memory cell	365/181	365/162; 365/124		Haken; Roger A.
10	US 4162023 A	19800108	15	Process for minimum overlap silicon gate devices	436/301	148/DIG.131; 148/DIG.143;		Conan; Jerome et al.
11	US 4149904 A	19790417	12	Method for forming ion-implanted self-aligned gate structure by controlled	436/301	148/DIG.143; 148/DIG.53;		Jones; Robert K.